

Compact PMIC with Source Voltage Level Configuration for Single/ Dual PV Cells or Pulsed Source

Features and Benefits

Cold start from 250 mV input voltage and 5 μ W input power (typical)

- Fast start-up from source.

Constant input voltage regulation (0.12 V to 1.47 V)

- Optimized for single/dual elements capacitive PV cell, intermittent and pulsed power sources.

Selectable overdischarge and overcharge protection

- Supports various types of rechargeable batteries (LiC, Li-ion, LiPo, super capacitor, Li-ceramic pouch, etc.).

Ultra-low power idle modes

- Stored energy is preserved when no source available.

Shipping and shelf mode

- Prevents energy drain from battery when no source available (KEEP_ALIVE pin);
- Disables storage element charging (DIS_STO_CH pin).

Configuration pins or I²C

- Easy setup;
- Basic settings at startup with configuration pins;
- Advanced configuration with I²C.

Average power monitoring

- Easy estimation of the harvested power.

Integrated thermistor conditioning circuit

- Configurable battery thermal protection

QFN 28-pin 4x4mm


- Small PCB footprint and low cost.

Only three passive components required

- Low BOM cost.

Applications

Wearable Electronics	Keyboards
Remote Control Units	Electronic Shelf Labels
Smart Buildings	Indoor Sensors



Description

The AEM0090x is a fully integrated and compact battery charger circuit that extracts DC power from a harvester to store energy in a rechargeable battery. This compact and ultra-efficient battery charger allows to extend battery lifetime and eliminates the primary energy storage in a large range of wireless applications, such as wearable electronics, ESL, keyboards, RCU and smart buildings.

Selecting the operating voltage allows user to set a constant Maximum Power Point at which AEM0090x operates, to charge a storage element, such as a Li-ion battery or a LiC. The boost converter operates with input voltages ranging from 120 mV to 1.5 V, making AEM0090x ideal for single or dual element PV cell.

With its unique cold-start circuit, it can start operating with an input voltage as low as 250 mV and an input power of only 5 μ W. The output voltages are in a range of 2.8 V to 4.8 V.

The configurable protection levels determine the storage element voltage protection thresholds to avoid overcharging and overdischarging the storage element and thus damaging it. No external components are required to set those levels.

Thermal monitoring protects the storage element. Average power monitoring system (APM) allows the application circuit to get a measure of harvested energy.

Thanks to the Keep-alive feature, the AEM0090x internal circuit can stay powered by the storage element even in absence of an harvesting source. This prevents to cold-start when harvesting energy is back. When Keep-alive is disabled and no harvesting source is present, the AEM0090x turns off, preserving the energy of the storage element.

A shelf-mode can be obtained by disabling the Keep-alive feature, preventing the battery to be drained during device storage. Furthermore, disabling the Keep-alive feature creates a shipping mode by preventing battery charging.

AEM00900 application schematic is featuring small PCB size (51 mm²) and a global lower bill of material. AEM00901 application schematic allows higher performance with a PCB area penalty as low as 6 mm², enabling small size and low cost implementation for single/dual element PV or pulsed sources versus other DCDC based solutions.

Device Information

Part Number	Package	Body size
10AEM0090xC0000	QFN 28-pin	4x4mm

Evaluation Board

Part number
2AAEM0090xC001

Table of Contents

1. Introduction	6
2. Absolute Maximum Ratings	8
3. Thermal Resistance	8
4. Typical Electrical Characteristics at 25 °C	9
5. Recommended Operation Conditions	10
6. Functional Block Diagram	11
7. Theory of Operation	12
7.1. Boost Converter	12
7.2. Source Voltage Regulation	12
7.3. Thermal Monitoring	12
7.4. Average Power Monitoring	12
7.5. Automatic High Power Mode (AEM00900 only)	13
7.6. Keep-alive	13
7.7. IRQ Pin	13
7.8. State description	13
7.8.1. Reset State	13
7.8.2. Sense STO State	14
7.8.3. Supply State	14
7.8.4. Sleep State	14
8. System Configuration	15
8.1. Configuration Pins and I ² C	15
8.1.1. Configuration Pins	15
8.1.2. Configuration by I ² C	15
8.2. Source Level Configuration	16
8.3. Storage Element Thresholds Configuration	16
8.4. Disable Storage Element Charging	17
8.5. I ² C Serial Interface Protocol	17
8.6. Registers Map	19
8.7. Registers Configurations	20
8.7.1. Source Voltage Regulation Register (SRCREGU)	20
8.7.2. Storage Element Threshold Registers (VOVDIS, VOVCH)	20
8.7.3. Temperature Register (TEMPCOLD, TEMPHOT)	20
8.7.4. Power Register (PWR)	21
8.7.5. Sleep Register (SLEEP)	21
8.7.6. Storage Element Acquisition Rate Register (STOMON)	21
8.7.7. Average Power Monitoring Control Register (APM)	21
8.7.8. IRQ Enable Register (IRQEN)	22
8.7.9. Control Register (CTRL)	22
8.7.10. IRQ Flag Register (IRQFLG)	23
8.7.11. Status Register (STATUS)	23
8.7.12. Average Power Monitoring Data Registers (APMx)	24
8.7.13. Temperature Data Register (TEMP)	24
8.7.14. Battery Voltage Register (STO)	24
8.7.15. Source Voltage Register (SRC)	25

代理商联系方式:
样品, 评估板, 参考设计, 报价, 技术支持
电话: 0755-82565851
邮件: dwin100@dwintech.com
手机: 156-2521-4151
网址: <http://www.dwintech.com>
深圳市南频科技有限公司



8.8. External Components	26
8.8.1. Storage element	26
8.8.2. External inductor information	26
8.8.3. External capacitors information	26
8.8.4. Optional external components for thermal monitoring	26
8.8.5. Optional pull-up resistors for the I ² C interface	26
9. Typical Application Circuits	27
9.1. Example Circuit 1	27
9.2. Example Circuit 2	28
9.3. Circuit Behavior	29
10. Performance Data	32
10.1. DCDC Conversion Efficiency	32
10.2. Quiescent Current	34
11. Package Information	35
11.1. Plastic quad flatpack no-lead (QFN28 4x4mm)	35
11.2. QFN28 Board Layout	35
12. Minimum BOM	36
13. Glossary	37
14. Revision History	38

List of Figures

Figure 1: Simplified schematic view	6
Figure 2: Pinout diagram QFN28	7
Figure 3: Functional block diagram	11
Figure 4: Simplified schematic view of the AEM0090x	12
Figure 5: TH_REF and TH_MON connections	12
Figure 6: Average Power Monitoring description	13
Figure 7: Diagram of the AEM0090x state	14
Figure 8: I ² C transmission frame	17
Figure 9: Read and write transmission	18
Figure 10: Typical application circuit 1	27
Figure 11: Typical application circuit 2	28
Figure 12: Start-up State	29
Figure 13: Supply State	29
Figure 14: Behavior with the Keep Alive mode and without the source	30
Figure 15: Behavior without the Keep Alive mode and without the source	30
Figure 16: Thermal Monitoring Behavior	31
Figure 17: AEM00901 DCDC Conversion Efficiency (LDCDC: Coilcraft LPS4018-333MRB)	32
Figure 18: AEM00900 DCDC Conversion Efficiency (LDCDC: TDK VLS252012HBX-6R8M-1)	33
Figure 19: Quiescent Current	34
Figure 20: QFN28 4x4 mm	35
Figure 21: QFN28 4x4 mm board layout	35
Figure 22: AEM0090x schematic	36



代理商联系方式:

样品, 评估板, 参考设计, 报价, 技术支持

电话: 0755-82565851

邮件: dwin100@dwintech.com

手机: 156-2521-4151

网址: <http://www.dwintech.com>

深圳市南频科技有限公司

List of Tables

Table 1: Pins description QFN28	7
Table 2: Absolute maximum ratings	8
Table 3: Thermal data	8
Table 4: Electrical characteristics	9
Table 5: Recommended operating conditions	10
Table 6: Configuration of SRC_LVL_CFG[5:0]	16
Table 7: Usage of STO_CFG[2:0]	17
Table 8: Register summary	19
Table 9: SRCREGU Register (0x01)	20
Table 10: PWR Register	21
Table 11: SLP register	21
Table 12: Acquisition rates for STO ADC	21
Table 13: APM register	21
Table 14: Configuration of APM computation windows	22
Table 15: IRQEN register	22
Table 16: CTRL register	22
Table 17: IRQFLG register	23
Table 18: CTRL register	23
Table 19: APMx registers in Pulse Counter Mode	24
Table 20: APM to nano-Joule conversion factor	24
Table 21: APMx registers in Power Meter Mode	24
Table 22: Typical Application Circuit 2 Register Settings	28
Table 23: AEM0090x bill of material	36
Table 24: Revision History	38




Figure 1: Simplified schematic view

1. Introduction

The AEM0090x is a full-featured energy efficient battery charger able to charge a storage element (connected to **STO**) from an energy source (connected to **SRC**).

The core of the AEM0090x is a regulated switching converter (boost) with high-power conversion efficiency.

At first start-up, as soon as a required cold start voltage of 250 mV and a sparse amount of power of at least 5 μ W is available at the source (**KEEP_ALIVE** set to high), the AEM0090x coldstarts. After the cold start, the AEM extracts the power available from the source if the input voltage is higher than $V_{SRC,REG}$.

The AEM0090x can be fully configured through the I²C interface or partially by configuration pins. I²C configuration is not mandatory, as the default configuration is made to fit the most common needs, along with the configuration pins for the most common settings.

Through I²C communication or through the configuration pins, the user can select a specific operating mode from a variety of modes that cover most application requirements without any dedicated external component. The battery protection thresholds (V_{OVCH} and V_{OVDIS}) have a default value. They can also be configured in 60 mV steps using the I²C bus or the configuration pins **STO_CFG[2:0]**.

Depending on the harvester, the source regulation voltage, $V_{SRC,REG}$, can be configured using six configuration pins (**SRC_LVL_CFG[5:0]**) or using I²C communication.

AEM0090x features an optional temperature protection. It is set through the I²C interface and allows to define a temperature range so that, when the ambient temperature is outside that range, battery charging is disabled. One additional resistor and one additional thermistor are needed for this feature.

The **KEEP_ALIVE** functionality sets the source to supply the AEM0090x internal circuitry **VINT**, which can be supplied either from the harvester connected on **SRC** or from the battery connected to **STO**. When supplied by **SRC**, the AEM0090x internal circuitry is running as long as enough energy is available on **SRC**. If no energy is available on **SRC**, the internal voltage drops until reset voltage and the AEM needs to go through a cold start before being able to charge the battery again. This is useful for applications with long periods without energy on **SRC** and when the I²C is not used. With this setting there is no quiescent current taken from the battery to supply the AEM0090x and the power balance is always positive. When supplied by **STO**, the circuit stays in **SUPPLY STATE** or **SLEEP STATE** as long as the battery connected to **STO** is above the over-discharge threshold. It prevents losing the I²C configuration when energy harvesting is not occurring while minimizing the leakage on the battery.

The AEM0090x prevents the charging of the battery on **STO**, when the environment conditions do not allow to charge it safely thanks to the thermal monitoring.




Figure 2: Pinout diagram QFN28

NAME	PIN NUMBER	Function
Power Pins		
SRC	28	Connection to the harvested energy source.
BUFSRC	3	Connection to an external capacitor buffering the boost converter input.
SWDCDC	5	Switching node of the boost converter.
VINT	6, 18	Internal voltage supply.
STO	8	Connection to the energy storage element (rechargeable battery). Cannot be left floating, voltage must always be above 2.8 V.
I2C_VDD	10	Connection to supply I ² C interface. - Connect to a 1.5 V to 2.2 V power supply if I ² C is used. - Connect to GND if I ² C is not used.
I²C Pins		
SDA	13	Bidirectional data line. Connect to I2C_VDD if not used.
SCL	12	Unidirectional serial clock for I ² C. Connect to I2C_VDD if not used.
IRQ	11	Output Interrupt request. Leave floating if not used.
Configuration Pins		
STO_CFG[0]	19	Used for the configuration of the threshold voltages for the energy storage element. Read as high if left floating.
STO_CFG[1]	17	
STO_CFG[2]	22	
SRC_LVL_CFG[0]	23	Used for the configuration of the source voltage level. Read as high if left floating.
SRC_LVL_CFG[1]	16	
SRC_LVL_CFG[2]	21	
SRC_LVL_CFG[3]	15	
SRC_LVL_CFG[4]	25	
SRC_LVL_CFG[5]	20	
TH_REF	27	Reference voltage for thermal monitoring. Leave floating if not used.
TH_MON	26	Pin for temperature monitoring. Connect to VINT if not used.
Control Pins		
DIS_STO_CH	9	When high, the AEM stops charging the battery. Read as low if left floating.
KEEP_ALIVE	14	When high, the internal circuitry is supplied from STO. When low, the internal circuitry is supplied from SRC.
Other pins		
GND	1, 4, 24, back plane	Ground connection, each terminal should be strongly tied to the PCB ground plane.
NC	2, 7	Not connected pins, leave floating.

Table 1: Pins description QFN28

2. Absolute Maximum Ratings

Parameter	Value
Voltage on SRC	2.0 V
Voltage on STO	5.5 V
Voltage in I2C_VDD	2.2V
Operating junction temperature	-40°C to 125°C
ESD HBM voltage	TBD
ESD CDM voltage	TBD

Table 2: Absolute maximum ratings

3. Thermal Resistance

Package	θ_{JA}	θ_{JC}	Unit
QFN28	TBD	TBD	°C/W

Table 3: Thermal data

ESD CAUTION



ESD (ELECTROSTATIC DISCHARGE) SENSITIVE DEVICE

These devices have limited built-in ESD protection and damage may thus occur on devices subjected to high-energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality

4. Typical Electrical Characteristics at 25 °C

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Power Conversion						
P _{SRC,CS}	Minimum source power required for cold start	During cold start KEEP_ALIVE = VINT		5		μW
		During cold start KEEP_ALIVE = GND		14		μW
V _{SRC,CS}	Minimum source voltage required for cold start			0.25		V
V _{SRC,REG}	Target regulation voltage of the source (depending on SRC_LVL_CFG[5:0] configuration or I ² C register)		0.12		1.50	V
V _{OC}	Open-circuit voltage of the source				2.0	V
Storage Element						
V _{STO}	Voltage on the storage element		2.81		4.78	V
V _{OVCH}	Maximum voltage accepted on the storage element before disabling its charging		3	See section 8.3	4.78	V
V _{OVDIS}	Minimum voltage accepted on the storage element before stopping to supply VINT if Keep-alive is enabled.		2.81		4.05	V
Internal supply & Quiescent Current						
V _{INT}	Internal voltage supply			2.2		V
I _{QSUPPLY}	Quiescent current on VINT in SUPPLY STATE	V _{STO} = 3.7 V		300		nA
I _{QSLEEP}	Quiescent current on VINT in SLEEP STATE	V _{STO} = 3.7 V		150		nA
I _{QSTO}	Quiescent current on STO when Keep-alive functionality is disabled			1		nA
T _{RESET,SLEEP}	Delay before reset when no energy on SRC and Keep-alive functionality disabled, or if Keep-alive is enabled but the battery voltage dropped below V _{OVDIS}	C _{INT} = 3.3 μF (leakage neglected), AEM in SLEEP STATE, no I ² C communication		2.2		s
T _{RESET,SUPPLY}		C _{INT} = 3.3 μF (leakage neglected), AEM in SUPPLY STATE, no I ² C communication		1.1		s

Table 4: Electrical characteristics

5. Recommended Operation Conditions

Symbol	Parameter		Min	Typ	Max	Unit
External Components						
L _{DCDC}	Inductor of the boost converter		AEM00900	3.3	6.8	μH
			AEM00901	3.3	33	
C _{SRC}	Capacitor decoupling the BUFSRC terminal		10			μF
C _{INT}	Capacitor decoupling the internal voltage		3.3			μF
C _{STO}	Optional - capacitor decoupling the STO terminal ¹		22			μF
R _{DIV}	Optional - pull-up resistor for the thermal monitoring		5k	22k	33k	Ohm
R _{TH}	Optional - thermistor for the thermal monitoring	R0		10k		Ohm
		Beta		3380		K
R _{SCL}	Optional - pull-up resistors for the I ² C interface			1k		Ohm
R _{SDA}						
Logic input Pins						
SRC_LVL_CFG[5:0]	Configuration pins for the SRC voltage level	Logic high	Connect to VINT			
		Logic low	Connect to GND			
STO_CFG[2:0]	Configuration pins for the storage element thresholds	Logic high	Connect to VINT			
		Logic low	Connect to GND			
KEEP_ALIVE	Configuration for the “Keep alive” functionality	Logic high	Connect to VINT			
		Logic low	Connect to GND			
DIS_STO_CH	Configuration for disabling the charging of the battery	Logic high	Connect to STO			
		Logic low	Connect to GND			
I ² C Interface Pins						
I2C_VDD	I ² C interface supply pin		1.5		2.2	V
SCL	I ² C interface communication pins		Pull-up to I2C_VDD with resistors			
SDA						

Table 5: Recommended operating conditions

¹Decoupling capacitor is recommended to ensure optimal efficiency of the DCDC converter when using a storage element that has significant internal resistance (ESR). It is also recommended when measuring the AEM0090x efficiency with laboratory equipment such as source measurement units (SMU).

6. Functional Block Diagram




Figure 3: Functional block diagram




Figure 4: Simplified schematic view of the AEM0090x

7. Theory of Operation

7.1. Boost Converter

The boost (step-up) converter raises the voltage available at **BUFSRC** to a level suitable for charging the storage element, in the range of 2.81 V to 4.78 V, according to the system configuration. The switching transistors of the boost converter are M2, M3 and M4. The reactive power component of this converter is the external inductor **L_{DCDC}**.

When the boost converter is extracting energy from **SRC**, M1 is closed. **BUFSRC** is decoupled by the capacitor **C_{SRC}**, which smooths the voltage against the current pulses induced by the boost converter.

The storage element is connected to the **STO** pin, which voltage is **V_{STO}**. This node is linked to the output of boost converter through transistor M4. When energy harvesting is occurring the boost converter charges the battery. M4 disconnects the storage element when **V_{STO}** reaches **V_{OVCH}**. If **VINT** drops below its regulation value and if Keep-alive functionality is disabled, the AEM switches its output by enabling M3 instead of M4 until **VINT** reaches its target plus a small hysteresis. If the Keep-alive functionality is enabled, **VINT** is instead supplied from **STO** by modulating the gate of M5. In this case M3 is never activated.

7.2. Source Voltage Regulation

During **SUPPLY STATE**, the voltage on **SRC** is regulated to a voltage configured by the user. The AEM0090x offers a choice of one hundred and three values for the source voltage. If the open-circuit voltage of the harvester is lower than **V_{SRC,REG}**, the AEM0090x does not extract the power from the source. If the **SRC** voltage is higher, the AEM0090x regulates **V_{SRC}** to **V_{SRC,REG}** and extracts power.

7.3. Thermal Monitoring

Thermal monitoring allows to protect the storage element. Enabling this functionality requires the use of a resistor (**R_{DIV}**) and a thermistor (**R_{TH}**). See figure 5 for external components connections. The **TH_REF** terminal allows a reference voltage to be applied to the resistive divider while **TH_MON** is the measuring point. The temperature evaluation is done periodically (typ. every 8 s) to spare power. Information for the thermal monitoring is described in section 8.7.3. Thermal monitoring is optional, if not used connect **TH_MON** to **VINT** and leave **TH_REF** floating.

Figure 5: **TH_REF** and **TH_MON** connections

7.4. Average Power Monitoring

The Average Power Monitoring (APM) allows to evaluate the energy transfer from **SRC** to **STO**. The APM is able to determine the transferred energy by counting the number of current pulses transferred to **STO** by the boost converter over a configurable time window, and thus evaluate the corresponding energy.

Two modes are available: Pulse Counter Mode and Power Meter Mode.

The APM behaviour is described in Figure 6:

- **Phase A:**
 - **Pulse Counter Mode:** APM counts the number of DCDC pulses happening during T_A
 - **Power Meter Mode:** APM integrates the energy transferred from SRC to STO during T_A
- **Phase B:** APM waits during $T_B = T_A$
- **IRQ:** a rising edge is triggered on the IRQ pin, if IRQEN.APMDONE field is set to 1 (see Section 8.7.8 and Section 8.7.10). A rising edge on IRQ along with the IRQFLAG.APMDONE field set to 1 indicates to the user that a new value is available and ready to be read in the APM Data Register (APMx, Section 8.7.12).

Refer to Section 8.7.7. for further details about how to set modes, how to convert registers value to Joule and how to set T_A .




Figure 6: Average Power Monitoring description

7.5. Automatic High Power Mode (AEM00900 only)

When the AEM detects that the energy available on SRC is high enough, the boost converter automatically switches to high-power mode.

Preventing the AEM to switch to high-power mode may allow to use an inductor with half peak current rating for L_{DCDC} (see Section 8.8.2). On the other hand, allowing the AEM to switch to high-power mode increases the maximum current that the AEM can harvest from SRC to STO.

Automatic high-power mode is enabled by default and can be disabled by setting the PWR.HPEN to 0 through the I²C interface.

NOTE: this feature is not available on the AEM00901, that is always in high power mode.

7.6. Keep-alive

The internal circuitry connected to VINT can be supplied either by SRC through the boost converter (Keep-alive disabled), or by the battery STO (Keep-alive enabled).

When supplied from SRC, the AEM0090x switches to RESET STATE when the energy available on SRC is not sufficient. The advantage is that no energy is pulled from the battery when the AEM0090x is not harvesting energy from SRC (I_{QSTO} in Table 4). The drawback is that the AEM has to coldstart after every period without enough energy on SRC.

When the Keep-alive mode is enabled, VINT is regulated as long as enough energy is available from the battery on STO. This function is useful when the energy available on SRC is not stable, and allows to maintain I²C registers configuration. Referring to Table 4, the quiescent current is then $I_{QSUPPLY}$ or I_{QSLEEP} , depending on whether the AEM0090x is in SUPPLY STATE or in SLEEP STATE.

7.7. IRQ Pin

The IRQ pin allows user to get an interrupt triggered by various AEM0090x events (rising edge on IRQ pin). At startup, the only interrupt that is enabled is I2CRDY, allowing user to know when the AEM0090x has finished to coldstart and thus, is out from RESET STATE. Other interrupts can be enabled by writing the IRQEN register (Section 8.7.8). When the IRQ pin shows a rising edge, the interrupt source can be determined by reading the IRQFLG register (Section 8.7.10).

7.8. State description

7.8.1. Reset State

In RESET STATE all nodes are deeply discharged and there is no available energy to be harvested. The AEM stays in this state until the source connected to SRC meets the cold start requirements long enough to make VINT rise up to 2.2 V. Cold start requirements depend on whether the Keep-alive feature is enabled or not:

- **KEEP_ALIVE = 1:**
 - $V_{SRC} \geq 250$ mV
 - $P_{SRC,CS} \geq 5$ μ W
- **KEEP_ALIVE = 0:**
 - $V_{SRC} \geq 250$ mV
 - $P_{SRC,CS} \geq 14$ μ W

When VINT has reached 2.2 V, the AEM0090x reads the configuration pins and switches to SENSE STO STATE.




Figure 7: Diagram of the AEM0090x state

7.8.2. Sense STO State

In **SENSE STO STATE** the AEM0090x does the following measurements:

- Battery voltage on **STO**;
- Temperature through pins **TH_MON** and **TH_REF** (see Section 7.3. and 8.7.3.).

The AEM0090x then switches to **SUPPLY STATE**.

7.8.3. Supply State

In **SUPPLY STATE**, the AEM transfers charges directly from **SRC** to **STO** while maintaining V_{INT} .

If V_{INT} drops and the energy available on **SRC** is not sufficient to make V_{INT} rise again, there are two possible behaviors, depending on the 'Keep Alive' feature:

- If 'Keep alive' is enabled, V_{int} is supplied by the battery through **M5**, so the AEM0090x stays in **SUPPLY STATE** while energy is available on the battery;
- If 'Keep alive' is disabled, the AEM internal circuitry will no longer be maintained and the AEM switches to **RESET STATE**.

7.8.4. Sleep State

In **SLEEP STATE**, the AEM power consumption is reduced. This mode may be used when the power available on the input is presumably low.

The AEM0090x enters sleep mode when the following conditions are met:

- Field **SLEEP.EN** in the **SLEEP** register is set to 1,
- **SRCREGU** register value is set to 0x0C or below.

8. System Configuration

8.1. Configuration Pins and I²C

8.1.1. Configuration Pins

After a cold start, the AEM0090x reads the configuration pins. Those are then read periodically every 2 s, with the exception of the **DIS_STO_CH** pin that is read every 1 s. The configuration pins can be changed on-the-fly. The floating configuration pins are read as 1, except **DIS_STO_CH** which is read as 0.

8.1.2. Configuration by I²C

To configure the AEM0090x through the I²C interface after a cold start, user must wait for the **IRQ** pin to rise, showing that the AEM0090x is out of **RESET STATE** and is ready to communicate with I²C. Please note that the **IRQ** pin is always low during **RESET STATE**. See Section 8.7.10 for further informations about the **IRQ** pin.

Once the above procedure is done, user can then write to the desired registers and validate the configuration by setting the CTRL.UPDATE register field. All configuration pins are then ignored and all the configurations are set by the register values. All registers have a default value, that can be found in Table 8.

Registers are stored in a volatile memory, so their value is lost when **V_{INT}** drops below the reset voltage (2 V), making the AEM0090x switch to **RESET STATE**. Thus, when using the I²C configuration, it is highly recommended to enable the Keep-alive functionality (see section 8.7.4.). If the Keep-alive functionality is disabled, register configuration is lost every time the energy available **SRC** is not sufficient to maintain **V_{INT}** above the reset voltage (2 V).

8.2. Source Level Configuration

Configuration pins						Voltage Level
SRC_LVL_CFG[5:0]						V _{SRC,REG}
0	0	0	1	1	0	0.12 V
0	0	0	1	1	1	0.13 V
0	0	1	0	0	0	0.15 V
0	0	1	0	0	1	0.16 V
0	0	1	0	1	0	0.18 V
0	0	1	0	1	1	0.19 V
0	0	1	1	0	0	0.21 V
0	0	1	1	0	1	0.22 V
0	0	1	1	1	0	0.24 V
0	0	1	1	1	1	0.25 V
0	1	0	0	0	0	0.27 V
0	1	0	0	0	1	0.28 V
0	1	0	0	1	0	0.30 V
0	1	0	0	1	1	0.33 V
0	1	0	1	0	0	0.36 V
0	1	0	1	0	1	0.39 V
0	1	0	1	1	0	0.42 V
0	1	0	1	1	1	0.45 V
0	1	1	0	0	0	0.48 V
0	1	1	0	0	1	0.51 V
0	1	1	0	1	0	0.54 V
0	1	1	0	1	1	0.57 V
0	1	1	1	0	0	0.60 V
0	1	1	1	0	1	0.63 V
0	1	1	1	1	0	0.66 V
0	1	1	1	1	1	0.69 V

Configuration pins						Voltage Level
SRC_LVL_CFG[5:0]						V _{SRC,REG}
1	0	0	0	0	0	0.72 V
1	0	0	0	0	1	0.75 V
1	0	0	0	1	0	0.78 V
1	0	0	0	1	1	0.81 V
1	0	0	1	0	0	0.84 V
1	0	0	1	0	1	0.87 V
1	0	0	1	1	0	0.90 V
1	0	0	1	1	1	0.93 V
1	0	1	0	0	0	0.96 V
1	0	1	0	0	1	0.99 V
1	0	1	0	1	0	1.02 V
1	0	1	0	1	1	1.05 V
1	0	1	1	0	0	1.08 V
1	0	1	1	0	1	1.11 V
1	0	1	1	1	0	1.14 V
1	0	1	1	1	1	1.17 V
1	1	0	0	0	0	1.20 V
1	1	0	0	0	1	1.23 V
1	1	0	0	1	0	1.26 V
1	1	0	0	1	1	1.29 V
1	1	0	1	0	0	1.32 V
1	1	0	1	0	1	1.35 V
1	1	0	1	1	0	1.38 V
1	1	0	1	1	1	1.41 V
1	1	1	0	0	0	1.44 V
1	1	1	0	0	1	1.47 V

Table 6: Configuration of SRC_LVL_CFG[5:0]

The source voltage regulation can be configured using GPIO or I²C communication.

Six dedicated configuration pins, SRC_LVL_CFG[5:0], allow selecting the V_{SRC,REG} at which the source regulates its voltage.

The I²C communication allows more precision than the GPIO configuration (see section 8.7.1.), as SRCREGU.VALUE (0x01) is a 7-bit register.

8.3. Storage Element Thresholds Configuration

It is possible to set the voltage thresholds for which the storage element is considered to be discharged (V_{OVDIS}) and fully charged (V_{OVCCH}).

V_{OVDIS} is configured on the VOVDIS (0x02) register and encoded on 6 bits. The value to be written to the register is determined using the following equation:

$$\text{THRESH} = \frac{V_{\text{OVDIS}} - 0.50625}{0.05625}$$

THRESH is the integer value to be written in the register. The minimum value is 2.8 V. If the register value corresponds to $V_{OVDIS} < 2.8$ V, the threshold voltage is forced to 2.8 V.

V_{OVCH} is configured on the VOVCH (0x03) register and encoded on 6 bits. The value to be written to the register is determined using the following equation:

$$THRESH = \frac{V_{OVCH} - 1.2375}{0.05625}$$

THRESH is the integer value to be written in the register. The minimum value is 3.0 V. If the register value corresponds to $V_{OVCH} < 3.0$ V, the threshold voltage is forced to 3.0 V.

It is also possible to configure V_{OVDIS} and V_{OVCH} with configuration pins **STO_CFG[2:0]** as shown in table 3.

Configuration	Storage element threshold voltage	
STO_CFG[2:0]	V_{OVCH}	V_{OVDIS}
000	4.50 V	3.30 V
001	4.00 V	2.80 V
010	3.63 V	2.80 V
011	3.90 V	2.80 V
100	3.90 V	3.50 V
101	3.90 V	3.01 V
110	4.35 V	3.01 V
111	4.12 V	3.01 V

Table 7: Usage of STO_CFG[2:0]

8.4. Disable Storage Element Charging

Pulling up **DIS_STO_CH** to **STO** disables the charging of the storage element connected to **STO**.

Please note that, if the Keep-alive feature is enabled by pulling up **KEEP_ALIVE**, **VINT** is supplied by **STO** regardless of the setting of **DIS_STO_CH**. To make sure that the storage element is neither charged nor used to supply **VINT**, user must both tie **DIS_STO_CH** to **STO** and tie **KEEP_ALIVE** to **GND**.

8.5. I²C Serial Interface Protocol

The AEM0090x uses I²C communication for configuration as well as to provide information about system status and measurement data. Communication requires a serial data line (**SDA**) and a serial clock line (**SCL**). A device sending data is defined as a transmitter and a device receiving data as a receiver. The device that controls the communication is called a master and the device it controls is defined as the slave.




Figure 8: I²C transmission frame

The master is in charge of generating the clock, managing bus accesses and generating the start and stop bits. The AEM0090x is a slave that will receive configuration data or send the informations requested by the master.

The AEM0090x supports I²C Standard-mode (100 kHz maximum clock rate), Fast-mode (400 kHz maximum clock rate), and Fast-mode Plus (1 MHz maximum clock rate) device. Data are sent with the most significant bit first.

Here are some typical I²C interface states:

- When the communication is idle, both transmission lines are pulled-up (**SDA** and **SCL** are open drain outputs);
- Start bit (S): to initiates the transmission, the master switches the **SDA** line low while keeping **SCL** high. This is called the start bit;
- Stop bit (P): to end the transmission, the master switches the **SDA** line from low to high while keeping **SCL** high. This is called a stop bit;
- Repeated Start bit (Sr): it is used as a back-to-back start and stop bit. It is similar to a start condition, but when the bus is not on idle;
- ACK: to acknowledge a transmission, the device receiving the data (master in case of a read mode transmission, slave in case of a write mode transmission) switches **SDA** low;
- NACK: when the device receiving data keeps **SDA** high after the transmission of a byte. When reading a byte, this can mean that the master is done reading bytes from the slave.

To initiate the communication, the master sends a byte with the following informations:

- Bits [7:1] is the slave address, which is 0x40 or 0x41 for the AEM0090x, depending on the value of the **I2C_ADDR** pin. For packages where the **I2C_ADDR** pin is not present, the address is 0x41;
- Bit [0] is the communication mode: 1 for 'read mode' (used when the master reads informations from the slave) and 0 for 'write mode' (when the master writes informations to the slave);
- Slave replies with an ACK to acknowledge that the address has been successfully transmitted.

Here is the procedure for the master to write a slave register:

- Master sends the address of the slave in 'write' mode;
- Slave sends an ACK;
- Master sends the address of the register to be written. For example, for the TEMPCOLD register, the master sends the value 0x04;
- Slave sends an ACK;
- Master sends the data to write to the register;
- Slave sends an ACK;
- If the master wants to write register at the next address (TEMPHOT in our example), it sends next value to write, without having to specify the address again. This can be done several times in a row for writing several registers;

- Else the master sends a stop bit (P).

Here is the procedure for the master to read a slave register:

- Master sends the address of the slave in 'write' mode;
- Slave sends an ACK;
- Master sends the address of the register to be read. For example, for the SRC_REGU register, the master sends the value 0x18;
- Slave sends an ACK;
- Master sends a repeated start bit (Sr);
- Master sends the address of the slave in 'read' mode;
- Slave sends an ACK;
- Master provides the clock on SCL to allow the slave to shift the data of the read register on SDA;
- If the master wants to read register at the next address (STATUS.VOVDIS in our example), it sends an ACK and provides the clock for the slave to shift its following 8 bits of data. This can be done several times in a row for writing several registers;
- If the master wants to end the transmission, it sends a NACK to notify the slave that the transmission is over, and then sends a stop bit (P).

Both communications are described in the figure 9. Refer to Table 8 for all register addresses.




Figure 9: Read and write transmission

8.6. Registers Map

Address	Name	Bit	Field Name	Access	RESET	Description
0x00	VERSION	[3:0]	MINOR	R	-	Chip ID
		[7:4]	MAJOR	R	-	
0x01	SRCREGU	[6:0]	VALUE	R/W	0x77 (1.47V)	Source voltage regulation
0x02	VOVDIS	[5:0]	THRESH	R/W	0x2D (3.05V)	Overdischarge level of the storage element
0x03	VOVCH	[5:0]	THRESH	R/W	0x33 (4.1V)	Overcharge level of the storage element
0x04	TEMPCOLD	[7:0]	THRESH	R/W	0x8F (0°C)	Cold temperature level
0x05	TEMPHOT	[7:0]	THRESH	R/W	0x2F (45°C)	Hot temperature level
0x06	PWR	[0:0]	KEEPALEN	R/W	0x01	Keepalive enable
		[1:1]	HPEN	R/W	0x01	AEM00900: High power mode enable AEM00901: Reserved
		[2:2]	TMONEN	R/W	0x01	Temperature monitoring enable
		[3:3]	STOCHDIS	R/W	0x00	Battery charging disable
0x07	SLEEP	[0:0]	EN	R/W	0x01	Sleep mode enable
0x08	STOMON	[2:0]	RATE	R/W	0x00	ADC rate
0x09	APM	[0:0]	EN	R/W	0x00	APM enable
		[1:1]	MODE	R/W	0x00	APM mode
		[3:2]	WINDOW	R/W	0x00	APM computation window
0x0A	IRQEN	[0:0]	I2CRDY	R/W	0x01	IRQ serial interface ready enable
		[1:1]	VOVDIS	R/W	0x00	IRQ STO OVDIS enable
		[2:2]	VOVCH	R/W	0x00	IRQ STO OVCH enable
		[3:3]	SLPTHRESH	R/W	0x00	IRQ SRC LOW enable
		[4:4]	TEMP	R/W	0x00	IRQ temperature enable
		[5:5]	APMDONE	R/W	0x00	IRQ APM done enable
0x0B	CTRL	[0:0]	UPDATE	R/W	0x00	Load I ² C registers configuration
		[2:2]	SYNCBUSY	R	0x00	Synchronization busy flag
0x0C	IRQFLG	[0:0]	I2CRDY	R	0x00	IRQ serial interface ready flag
		[1:1]	VOVDIS	R	0x00	IRQ STOR OVDIS flag
		[2:2]	VOVCH	R	0x00	IRQ STOR OVCH flag
		[3:3]	SLPTHRESH	R	0x00	IRQ SRC LOW flag
		[4:4]	TEMP	R	0x00	IRQ temperature flag
		[5:5]	APMDONE	R	0x00	IRQ APM done flag
0x0D	STATUS	[1:1]	VOVDIS	R	0x00	Status STO OVDIS
		[2:2]	VOVCH	R	0x00	Status STO OVCH
		[3:3]	SLPTHRESH	R	0x00	Status SRC LOW
		[4:4]	TEMP	R	0x00	Status temperature
		[6:6]	CHARGE	R	0x00	Status STO CH
0x0E	APM0	[7:0]	DATA	R	0x00	APM data 0
0x0F	APM1	[7:0]	DATA	R	0x00	APM data 1
0x10	APM2	[7:0]	DATA	R	0x00	APM data 2
0x11	TEMP	[7:0]	DATA	R	0x00	Temperature data
0x12	STO	[7:0]	DATA	R	0x00	Battery voltage
0x13	SRC	[7:0]	DATA	R	0x00	SRC ADC value

Table 8: Register summary

8.7. Registers Configurations

8.7.1. Source Voltage Regulation Register (SRCREGU)

The source voltage regulation can be set thanks to the I²C communication with more precision. The register is made of 7 bits:

SRCREGU.VALUE						
Value						V _{SRC,REG}
0	0	0	0	0	0	0
.
0	0	0	1	1	0	0
0	0	0	1	1	0	1
0	0	0	1	1	1	0
0	0	0	1	1	1	1
.
0	1	0	0	0	1	1
0	1	0	0	1	0	0
0	1	0	0	1	0	1
0	1	0	0	1	1	0
0	1	0	0	1	1	1
.
1	1	1	0	0	0	1
1	1	1	0	0	1	0
1	1	1	0	0	1	1
.
1	1	1	1	1	1	1

Table 9: SRCREGU Register (0x01)

To find the other correlations between the voltages and the values to put in the register, the user can use those formulas:

If the desired V_{SRC,REG} is between 0.12V and 0.30V:

$$\text{VALUE} = \frac{V_{\text{SRC,REG}} - 0.0225}{0.0075}$$

If the desired V_{SRC,REG} is between 0.30V and 1.47V:

$$\text{VALUE} = \frac{V_{\text{SRC,REG}} + 0.255}{0.015}$$

If SRCREG.VALUE is set to 0b0001100 and that SLEEP.EN is set, the AEM0090x switches to **SLEEP STATE**.

8.7.2. Storage Element Threshold Registers (VOVDIS, VOVCH)

The configuration of the storage element thresholds is done by setting two different registers through the I²C communication:

- The V_{OVDIS} threshold is configured in register VOVDIS (0x02);
- The V_{OVCH} threshold is configured in register VOVCH (0x03).

All the information about the storage element threshold voltage are available on section 8.3.

8.7.3. Temperature Register (TEMPCOLD, TEMPHOT)

The configuration of the temperature thresholds is done by setting two registers through I²C communication:

- The low temperature threshold is configured in register TEMPCOLD (0x04);
- The high temperature threshold is configured in register TEMPHOT (0x05).

The temperature protection uses a voltage divider consisting of the resistor R_{DIV} and the thermistor R_{TH}. Considering the specifications of the thermistor used, it is possible to determine the relationship between the temperature and the resistance of the thermistor. The following equation must therefore be applied to determine the value to be written to the register:

$$\text{THRES} = 256 \cdot \frac{R_{\text{TH}}}{R_{\text{TH}} + R_{\text{DIV}}}$$

The equation is the same for both the high and the low thresholds. THRESH is the value to be written to the registers, R_{TH} is the resistance of the thermistor at the threshold temperature and R_{DIV} is the resistance that creates a resistive divider with R_{TH}, as shown on figure 5. The AEM0090x determines if the ambient temperature is within the range previously set by measuring the voltage on pin **TH_MON**.

For example with a Murata NCP15XH103J03RC the default thresholds are 0°C and 45°C (see table 8), which matches the specifications of most Li-Ion batteries.

8.7.4. Power Register (PWR)

The PWR (0x06) register is dedicated to the power settings of the AEM0090x and is made of 4 bits:

PWR Register (0x06)			
Bit [3]	Bit [2]	Bit [1]	Bit [0]
STOCHDIS	TMONEN	AEM00900: HPEN AEM00901: Reserved	KEEPALEN
0	1	1	1

Table 10: PWR Register

Bit [3]: Battery charging disable (PWR.STOCHDIS).

This register is allowed in read and write mode.

Setting this bit to 0 allows the charging of the battery. Setting this bit to 1 disables it.

Bit [2]: Temperature monitoring enable (PWR.TMONEN).

The temperature monitoring enable bit enables the monitoring of the ambient temperature.

Setting this bit to 1 enables the temperature monitoring. Setting this bit to 0 disables it.

Bit [1]: High-power mode enable (PWR.HPEN).

Setting this bit to 1 allows the AEM to automatically enter high-power mode if needed, allowing for more power to be harvested from SRC (see section 7.5.).

Setting this bit to 0 disables automatic high-power mode.

NOTE: the PWR.HPEN field is only available on the AEM00900 and is reserved on the AEM00901.

Bit [0]: Keep alive enable (PWR.KEEPALEN).

This field defines the energy source from which the AEM0090x supplies VINT (internal circuitry).

When PWR.KEEPALEN is set to 0, VINT is supplied by SRC through the boost converter. When PWR.KEEPALEN field is set to 1, VINT is supplied by STO. Refer to section 7.6. for more informations.

NOTE: disabling the Keep alive feature is not recommended when configuring the AEM0090x with I²C registers, see Section 7.6.

8.7.5. Sleep Register (SLEEP)

The Sleep register SLEEP (0x07) enables the sleep mode and sets the conditions for entering the sleep mode.

SLEEP Register (0x07)			
Bit [3]	Bit [2]	Bit [1]	Bit [0]
			EN
0	0	0	1

Table 11: SLP register

Bit [0]: Sleep mode enable (SLEEP.EN)

This field enables SLEEP STATE when set to 1. When set to 0, the AEM0090x will never switch to SLEEP STATE. The sleep mode threshold is set to 112 mV.

8.7.6. Storage Element Acquisition Rate Register (STOMON)

This field (STOMON, 0x08) configures the acquisition rate of the ADC that measures STO voltage. Depending on the application, the source and the storage element, the user might want to increase the frequency of the acquisitions of the battery voltage, so that the acquisition rate is significantly faster than the expected voltage variation on the battery. Increasing this frequency increases the energy consumption of the AEM0090x.

STOMON Register (0x08)		
Configuration	Sampling rate	Additional consumption on storage element (typ.)
000	Every 1.024 s	0.4 nA
001	Every 512 ms	0.8 nA
010	Every 256 ms	1.6 nA
011	Every 128 ms	3.2 nA
100	Every 64 ms	6.4 nA

Table 12: Acquisition rates for STO ADC

8.7.7. Average Power Monitoring Control Register (APM)

Average Power Monitoring (APM; register address 0x09) allows for estimating the energy transferred from the source to the battery over a certain period of time.

APM Register (0x09)			
Bit [3]	Bit [2]	Bit [1]	Bit [0]
WINDOW		MODE	EN
0	0	0	0

Table 13: APM register

Bit [3:2]: APM computation window (APM.WINDOW)

This field is used to select the APM computation window (noted T_A in Section 7.4). The energy transferred is integrated over this configurable time window.

APM.WINDOW		
Configuration	Computation window	APMx registers refresh rate
00	128 ms	256 ms
01	64 ms	128 ms
10	32 ms	64 ms

Table 14: Configuration of APM computation windows

Please note that, as described in Section 7.4, measurement period is twice the computation window, meaning that a new measurement is available every $2 \times T_A$.

Bit [1]: APM mode (APM.MODE)

The APM implements two modes:

- **Power meter mode:** the number of pulses during a period is multiplied by a value to obtain the energy that has been transferred taking into account the efficiency of the AEM0090x. This mode is enabled by setting the APM mode bit to 1.
- **Pulse counter mode:** the AEM0090x counts the number of current pulses drawn by the boost converter. This mode is enabled by setting the APM mode bit to 0;

Bit [0]: APM enable (APM.EN)

This field enables the APM feature. When the APM.EN field bit is set to 1, it is enabled. If APM.EN field is set to 0, the feature is disabled.

8.7.8. IRQ Enable Register (IRQEN)

For some applications, it is interesting to have an interruption flag triggered by specific conditions on the IRQ pin. This register (IRQEN, 0x0A) enables those interrupts.

IRQEN Register (0x0A)					
Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
APMDONE	TEMP	SLPTRESH	VOVCH	VOVDIS	I2CRDY
0	0	0	0	0	1

Table 15: IRQEN register

Bit [5]: IRQ APM done enable (IRQEN.APMDONE)

This bit enables the generation of an interrupt when new APM data is available.

When set to 0, the interrupt is disabled. When set to 1, the interrupt is enabled.

Bit [4]: IRQ temperature enable (IRQEN.TEMP)

This bit enables the generation of an interrupt when the temperature crosses the minimum or maximum temperature allowed to charge the battery (see section 8.6.3.).

When set to 1, the interrupt is enabled. When set to 0, the interrupt is disabled.

Bit [3]: IRQ source low enable (IRQEN.SLPTRESH)

This bit enables the generation of an interrupt when the AEM0090x sleep mode crosses the sleep mode threshold (112mV).

When set to 1, the interrupt is enabled. When set to 0, the interrupt is disabled.

Bit [2]: IRQ storage over-charge enable (IRQEN.VOVCH)

This bit enables the generation of an interrupt when the battery voltage crosses the V_{OVCH} threshold.

When set to 1, the interrupt is enabled. When set to 0, the interrupt is disabled.

Bit [1]: IRQ storage over-discharge enable (IRQEN.VOVDIS)

This bit enables the generation of an interrupt when the storage element voltage crosses the V_{OVDIS} threshold.

When set to 1, the interrupt is enabled. When set to 0, the interrupt is disabled.

Bit [0]: IRQ serial interface ready enable (IRQEN.I2CRDY)

This interrupt is activated by default.

This bit enables the generation of an interrupt when the AEM0090x has coldstarted and is ready to communicate through I²C.

When set to 1, the interrupt is enabled. When set to 0, the interrupt is disabled.

8.7.9. Control Register (CTRL)

The CTRL (0x0B) register is used to load the configuration done through the I²C interface. It includes two fields.

CTRL Register (0x0B)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
					SYNDBUSY		UPDATE
0	0	0	0	0	0	0	0

Table 16: CTRL register

Bit [2]: Synchronization busy flag (CTRL.SYNCBUSY)

This field indicates whether the synchronization from the I²C registers to the system registers is ongoing or not. After CTRL.UPDATE is set to 1, CTRL.SYNCBUSY is set while the registers written by I²C communication are being copied to the controller registers. CTRL.SYNCBUSY is reset to 0 when the copy is done and both I²C registers and controller registers are synchronized.

Bit [0]: Load configuration (CTRL.UPDATE)

This field is used to load all the I²C registers to the system registers and thus controls which configuration is active between the configuration pins and I²C. If the field is set to 0, the configuration pins will be used to configure the AEM0090x. If it is set to 1, the configurations performed through I²C communications in the registers are loaded.

8.7.10. IRQ Flag Register (IRQFLG)

The IRQFLG (0x0C) register contains all interrupt flags, corresponding to those enabled in the IRQEN register.

IRQFLG Register (0x0C)					
Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
APMDONE	TEMP	SLPTRESH	VOVCH	VOVDIS	I2CRDY
0	0	0	0	0	0

Table 17: IRQFLG register

Bit [5]: IRQ APM done Flag (IRQFLG.APMDONE)

This interrupt flag is set to 1 when a new APM data is available, if the corresponding interrupt source has been previously enabled. If this bit is 0, this interruption has not triggered.

Bit [4]: IRQ temperature Flag (IRQFLG.TEMP)

This interrupt flag is set to 1 when the temperature crosses the minimum or maximum temperature (selected through the TEMPCOLD and TEMPHOT registers), if the corresponding interrupt source has been previously enabled. If this bit is 0, this interruption has not triggered.

Bit [3]: IRQ source low Flag (IRQFLG.SLPTRESH)

This interrupt flag is set to 1 when the source crosses the sleep voltage (112mV), if the corresponding interrupt source has been previously enabled. If this bit is 0, this interruption has not triggered.

Bit [2]: IRQ storage over-charge Flag (IRQFLG.VOVCH)

This interrupt flag is set to 1 when the battery crosses the overcharge voltage (selected through the VOVCH register), if the corresponding interrupt source has been previously enabled. If this bit is 0, this interruption has not triggered.

Bit [1]: IRQ storage over-discharge Flag (IRQFLG.VOVDIS)

This interrupt flag is set to 1 when the battery crosses the overdischarge voltage (selected through the VOVDIS register), if the corresponding interrupt source has been previously enabled. If this bit is 0, this interruption has not triggered.

Bit [0]: IRQ serial interface ready Flag (IRQFLG.I2CRDY)

This interrupt flag is set to 1 when the AEM0090x has coldstarted and is ready to communicate through I²C (the corresponding interrupt source is enabled by default). If this bit is 0, this interruption has not triggered.

8.7.11. Status Register (STATUS)

The STATUS (0x0D) register contains informations about the status of the AEM0090x.

STATUS Register (0x0D)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
	CHARGE		TEMP	SLPTRESH	VOVCH	VOVDIS	
0	0	0	0	0	0	0	0

Table 18: CTRL register

Bit [6]: Status STOR CH (STATUS.CHARGE)

This status indicates whether the AEM is currently charging the battery or not. If this bit is set to 0, the storage element charging is disabled. If it is set to 1, the storage element charging is enabled.

Bit [4]: Temperature Status (STATUS.TEMP)

This bit is set to 1 if the ambient temperature is outside the range defined by the TEMPCOLD and TEMPHOT registers. It is set to 0 if the temperature is within this range.

Bit [3]: Status SRC LOW (STATUS.SLPTRESH)

This status indicates whether the source voltage is higher or lower than the sleep level threshold (112mV). If the source voltage is higher than the sleep level then the field is set to 0, else the field is set to 1.

Bit [2]: Status STOR OVCH (STATUS.VOVCH)

This status indicates whether the battery voltage is higher or lower than the overcharge level threshold. If the battery voltage rises above Vovch then the field set to 1, else it is set to 0.

Bit [1]: Status STOR OVDIS (STATUS.VOVDIS)

This status indicates whether the battery is higher or lower than the overdischarge level threshold. If the battery voltage goes below Vovdis then the field set to 1, else it is set to 0.

8.7.12. Average Power Monitoring Data Registers (APMx)

The APMx (0x0E, 0x0F, 0x10) registers contain the Average Power Monitoring data. Depending on the mode of the APM configured in the APM control register (APM), data is processed differently:

- **Pulse Counter Mode:** the number of pulses is distributed within the registers described in Table 19.

APM0 Register (0x0E)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
DATA[7:0]							

APM1 Register (0x0F)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
DATA[15:8]							

APM2 Register (0x10)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
DATA[23:16]							

Table 19: APMx registers in Pulse Counter Mode

- **Power Meter Mode:** the energy value E_{APM} in nano-Joule is determined by left bit-shifting (SHIFT bits) the value in the DATA field (see Table 21) and applying the following formula:

$$E_{APM} = (DATA \ll SHIFT) \cdot \alpha$$

Product	L_{DCDC}	V_{SRC}	α
AEM00900	3.3 μ H	0.25 V to 0.70 V	0.16886
		0.70 V to 1.47 V	0.19774
	4.7 μ H	0.25 V to 0.70 V	0.13658
		0.70 V to 1.47 V	0.15930
	6.8 μ H	0.25 V to 0.70 V	0.08817
		0.70 V to 1.47 V	0.10166
AEM00901	33 μ H	0.25 V to 0.70 V	0.04108
		0.70 V to 1.47 V	0.03607

Table 20: APM to nano-Joule conversion factor

NOTE: the conversion ratio α is proportional to the inductance of L_{DCDC} . Values from Table 20 are valid for the nominal values stated.

APM0 Register (0x0E)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
DATA[7:0]							

APM1 Register (0x0F)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
DATA[15:8]							

APM2 Register (0x10)							
Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
SHIFT[3:0]				DATA[19:16]			

Table 21: APMx registers in Power Meter Mode

8.7.13. Temperature Data Register (TEMP)

This field contains the result of the ADC acquisition for the temperature monitoring. The voltage at the terminals of the voltage divider can be derived by applying the following equation, with $V_{REF} = 1$ V:

$$V_{TH} = \frac{V_{REF} \cdot THRESH}{256}$$

Or, in order to make a comparison with the table in the thermistor data sheet, it is possible to find the impedance of the thermistor:

$$R_{TH} = R_{DIV} \cdot \frac{THRESH}{256 - THRESH}$$

8.7.14. Battery Voltage Register (STO)

The STO (0x12) contains the 8 bits result from the ADC acquisition of the battery voltage. To convert the result to Volts, the following equation is applied.



$$V_{STO} = \frac{4.8V \cdot DATA}{256}$$

to SRCREGU register (0x01), best precision is obtained by reading back SRCREGU register instead of reading SRC register.

8.7.15. Source Voltage Register (SRC)

The SRC (0x13) register contains data reflecting the voltage level at which the input of the AEM0090x is regulated, when the AEM0090x source regulation voltage is set by the SRC_LVL_CFG[5:0] pins. Please refer to Table 6 to convert SRC Register value to Volts.

NOTE: when setting the source regulation voltage by writing

8.8. External Components

8.8.1. Storage element

The storage element of the AEM0090x must be a rechargeable battery, which size should be chosen so that its voltage does not fall below V_{OVDIS} even during occasional current peak from the battery to the load connected on it. To keep the chip functionality, minimum voltage on **STO** pin shall never fall below 2.8V.

The monitoring of the storage element is done periodically. It is therefore possible that the storage element may be overloaded if it is incorrectly sized.

It is advisable to buffer the battery with a capacitor C_{STO} if the internal resistance of the battery is high, to ensure that the current pulled from the battery by the application circuit does not ever make the battery voltage fall below 2.8 V.

If a disconnection of the battery is expected (e.g. because of a user removable connector), the PCB should include a decoupling capacitor to avoid over-voltage and under-voltage during that battery disconnection. The minimum value of this capacitor depends on various parameters such as the source power, the application current, etc.

A minimal decoupling capacitor of 22 μ F is recommended anyway to obtain optimal DCDC converter efficiency when using high ESR battery, or when measuring efficiency using laboratory equipments such as source measurement units (SMU).

8.8.2. External inductor information

L_{DCDC}

The AEM0090x operates with one standard miniature inductor. L_{DCDC} must comply to the following:

- Peak current rating must be at least 1 A for a 3.3 μ H inductor in high-power mode and 500 mA if high-power mode is disabled. Current rating decreases linearly when inductor value increases.

- Switching frequency must be at least 10 MHz.
- ESR as low as possible as it has a strong influence on DCDC efficiency.
- The recommended value for optimal efficiency is:
 - 6.8 μ H for AEM00900
 - 33 μ H for AEM00901

8.8.3. External capacitors information

C_{SRC}

This capacitor acts as an energy buffer at the input of the boost converter. It prevents large voltage variations when the buck-boost converter is active. The recommended value is 10 μ F.

C_{INT}

This capacitor acts as an energy buffer for the internal voltage supply. The recommended value is 3.3 μ F.

8.8.4. Optional external components for thermal monitoring

The following components are required for the thermal monitoring:

- One resistor, typ. 22 k Ω \pm 20% (PNRC0402FR-0722KL)
- One NTC thermistor, typ. $R_0 = 10$ k Ω \pm 5% and Beta = 3380 K \pm 3% (NCP15XH103J03RC)

8.8.5. Optional pull-up resistors for the I²C interface

SDA and **SCL** must be pulled-up by resistors (1 k Ω) if the I²C interface is used. The value must be determined according to the I²C mode used.

9. Typical Application Circuits

9.1. Example Circuit 1




Figure 10: Typical application circuit 1

The circuit is an example of a system with solar energy harvesting with the AEM0090x. It uses a Li-ion rechargeable battery as energy storage.

- Energy source: PV cell
- **SRC_LVL_CFG[5:0]**: The source voltage regulation is set to 0.75V to extract the maximum power of the PV cell.
- **STO_CFG[2:0]**: The storage element is a Li-ion battery
- $V_{OVCH} = 4.12\text{ V}$
- $V_{OVDIS} = 3.01\text{ V}$
- The thermal monitoring is used with a default threshold value (TEMPCOLD = 0°C, TEMPHOT = 45°C) with $R_{DIV} = 22\text{ k}\Omega$ and R_{TH} : NCP15XH103J03RC.
- The I²C communication is not used.
- **DIS_STO_CH** is connected to GND: The charging of the storage element on **STO** is enabled

9.2. Example Circuit 2




Figure 11: Typical application circuit 2

The circuit is an example of a system with solar energy harvesting with the AEM0090x. It uses a NiCd 3 cells battery as storage element. Before configuring the registers, the AEM has the same configuration as the example circuit 1.

- Energy source: PV cell
- **SRC_LVL_CFG[5:0]**: Configured through the I²C communication (0.555 V)
- **STO_CFG[2:0]**: Configured through the I²C communication
- $V_{OVCH} = 4.12 \text{ V}$
- $V_{OVDIS} = 3.30 \text{ V}$
- The thermal monitoring is used and the thresholds are configured through the I²C communication (Cold threshold = 10°C, Hot threshold = 60°C with $R_{DIV} = 22 \text{ k}\Omega$ and R_{TH} : NCP15XH103J03RC.)

- **DIS_STO_CH** is connected to GND: The charging of the storage element on **STO** is enabled

Register Address	Register Name	Value
0x01	MPPTCFG	0101 0001
0x02	VOVDIS	0011 0010
0x03	VOVCH	0011 0011
0x04	TEMPCOLD	0111 0100
0x05	TEMPHOT	0001 1111

Table 22: Typical Application Circuit 2 Register Settings

NOTE: a configuration tool is available on the website. It helps the user to read and write on the register.

9.3. Circuit Behavior




Figure 12: Start-up State

$STO_CFG[2:0] = HHH$, $SRC_LVL_CFG[5:0] = LHHLLH$, storage element: capacitor (10mF) pre-charged to 3V, SRC : current source 5mA with voltage compliance (1.0V), $DIS_STO_CH = GND$, $KEEP_ALIVE = H$.




Figure 13: Supply State

$STO_CFG[2:0] = HHH$, $SRC_LVL_CFG[5:0] = LHHLLH$, storage element: capacitor (10mF) pre-charged to 3V, SRC : current source 5mA with voltage compliance (0.8V), $DIS_STO_CH = GND$, $KEEP_ALIVE = H$.




Figure 14: Behavior with the Keep Alive mode and without the source

STO_CFG[2:0] = HHH, **SRC_LVL_CFG[5:0] = LHHLLH**, storage element: capacitor (10mF) pre-charged to 3V, **SRC**: current source 5mA with voltage compliance (0.8V)(stop after ~4.5sec), **DIS_STO_CH** = GND, **KEEP_ALIVE** = H.




Figure 15: Behavior without the Keep Alive mode and without the source

STO_CFG[2:0] = HHH, **SRC_LVL_CFG[5:0] = LHHLLH**, storage element: capacitor (10mF) pre-charged to 3V, **SRC**: current source 5mA with voltage compliance (0.8V)(stop after ~5sec), **DIS_STO_CH** = GND, **KEEP_ALIVE** = H.




Figure 16: Thermal Monitoring Behavior

STO_CFG[2:0] = HHH, R_MPP[2:0] = LHH, T_MPP[1:0] = HL, storage element: capacitor (10mF) pre-charged to 3V, **SRC**: current source 5mA with voltage compliance (0.8V)(stop after ~5sec), **DIS_STO_CH** = GND, **KEEP_ALIVE** = H. The temperature is lower than 0°C before 6.5s and after 13.2s.

10. Performance Data

10.1. DCDC Conversion Efficiency




Figure 17: AEM00901 DCDC Conversion Efficiency (LDCDC: Coilcraft LPS4018-333MRB)




Figure 18: AEM00900 DCDC Conversion Efficiency (LDCDC: TDK VLS252012HBX-6R8M-1)

10.2. Quiescent Current




Figure 19: Quiescent Current

11. Package Information

11.1. Plastic quad flatpack no-lead (QFN28 4x4mm)




Figure 20: QFN28 4x4 mm

11.2. QFN28 Board Layout




Figure 21: QFN28 4x4 mm board layout

12. Minimum BOM




Figure 22: AEM0090x schematic

	Designator	Description	Quantity	Manufacturer	Part Number
Mandatory	U1	AEM0090x	1	e-peas	order at sales@e-peas.com
	Battery	Battery with 2.8 V min. voltage	1	To be defined by user	
	LDCDC (AEM00900)	Power inductor 6.8 μ H 1.15A 1008	1	TDK	VLS252012HBX-6R8M-1
	LDCDC (AEM00901)	Power inductor 33 μ H 680 mA 1515	1	Coilcraft	LPS4018-333MRB
	CSRC	Ceramic capacitor 22 μ F 6.3 V 20% X5R 0402	1	Murata	GRM158R60J226ME01
	CINT	Ceramic capacitor 22 μ F 6.3 V 20% X5R 0402	1	Murata	GRM158R60J226ME01
Optional	CSTO	Ceramic capacitor 22 μ F 6.3 V 20% X5R 0402	1	Murata	GRM158R60J226ME01
	R1, R2	Pull-up 1k Ω Resistors for I ² C interface	2	Yageo	AC0603FR-071KL
	Rth	10k Ω NTC thermistor for temperature monitoring	1	Murata	NCP15XH103J03RC
	Rdiv	Resistor 22k Ω 1%	1	Yageo	PNRC0402FR-0722KL

Table 23: AEM0090x bill of material

13. Glossary

V_{STO}

Voltage at the **STO** pin.

$V_{SRC,REG}$

Target regulation voltage at the **SRC** pin.

$V_{SRC,CS}$

Minimum source voltage required for cold start.

V_{SRC}

Voltage at the **SRC** pin.

V_{OVDIS}

Over-discharge voltage at the **STO** pin.

V_{OVCH}

Over-charge voltage at the **STO** pin.

V_{OC}

Open-circuit voltage of the harvester connected to the **SRC** pin.

V_{INT}

AEM0090x internal circuit voltage supply.

$T_{RESET,SUPPLY}$

From **SUPPLY STATE**: delay before reset when no energy on **SRC** and Keep-alive functionality disabled, or if Keep-alive is enabled but the battery voltage dropped below V_{OVDIS} .

$T_{RESET,SLEEP}$

Same as $T_{RESET,SUPPLY}$ from **SLEEP STATE**.

$P_{SRC,CS}$

Minimum power available on **SRC** for the AEM0090x to coldstart.

$I_{QSUPPLY}$

Quiescent current on **VINT** when the AEM0090x is in **SUPPLY STATE**.

I_{QSLEEP}

Quiescent current on **VINT** when the AEM0090x is in **SLEEP STATE**.

I_{QSTO}

Quiescent current on **STO** when Keep-alive functionality is disabled.

R_{TH}

Thermistor used for the AEM0090x thermal monitoring feature.

R_{DIV}

Resistor that creates a resistive voltage divider with R_{TH} .

C_{INT}

VINT pin decoupling capacitor.

C_{SRC}

BUFSRC pin decoupling capacitor.

L_{DCDC}

DCDC converter inductor.

R_{SCL} / R_{SDA}

Respectively, I²C **SCL** and **SDA** pin pull-up resistors.

14. Revision History

Revision	Date	Description
1.0	January, 2022	Creation of the document.
1.1	February, 2023	<ul style="list-style-type: none"> - APM register conversion to energy: replaced formula by Table 20. - I2C_VDD: max. voltage to 2.2 V. - I2C_VDD: more explanation about pin use when using I²C and not using I²C. - Added component part number. - LDCDC from 4.7 μH to 6.8 μH in typical application circuits and in efficiency graphs (AEM00900). - Explanations about CSTO influence on efficiency.

Table 24: Revision History



代理商联系方式:

样品, 评估板, 参考设计, 报价, 技术支持

电话: 0755-82565851

邮件: dwin100@dwintech.com

手机: 156-2521-4151

网址: <http://www.dwintech.com>

深圳市南频科技有限公司